The notion of limit condition that we propose is a generalization of the delay condition [1], [2] , including the models of the delay circuits, of the C elements of Muller and of the combinational circuits.
and the real numbers
are signals. 1.10 Notation We note with ) ( * S P the set of the non-empty subsets of S .
Limit Condition
, two functions with the property
and we identify the statement , ,
) ( with the function ) ( * : 's model the combinational circuits that compute f . Generally, the circuits are modeled by systems of equations and inequalities and in such a situation for any u , the set ) (u i consists in the solutions of the system. 
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has a single element and non-deterministic otherwise. 
and asymmetrical (in the rising-falling sense) otherwise. 3.3 Remarks By interpreting i as the set of the solutions of a system, the inclusion j i ⊂ means the fact that the first system contains more restrictive conditions than the second and the model in the first case is more precise than in the second one. In particular a deterministic 
, then the next equivalence holds:
with the property
. The function ) ( * : 
We suppose that j i, are time invariant with
We suppose that i is constant. If V i ∧ and j i ∧ are defined, then they are constant. More general, any g f LC , included in a constant g f LC , is constant. We suppose that j is constant also and that
We suppose that j i, are symmetrical in the usual sense (in the rising-falling sense); if j i ∧ is defined, then it is symmetrical in the usual sense (in the rising-falling sense). The g f LC , j i ∨ is symmetrical in the usual sense (in the rising-falling sense) too.
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then by noting with 
